1. Each channel, where appropriate.
2. Measured between pins 1 through 4 shorted together, and pins 9 through 16 shorted together.
3. Measured between pins 1 and 2, or 5 and 6 shorted together, and pins 9 through 16 shorted together.
4. Measured between pins 1 and 2 shorted together, and pins 5 and 6 shorted together.
5. The tPLH propagation delay is measured from the 6.5mA point on the trailing edge of the input pulse to the 1.5V point on the trailing edge of the output pulse.
6. The tPHL propagation delay is measured from the 6.5mA point on the leading edge of the input pulse to the 1.5V point on the leading edge of the output pulse.
7. CMH is the maximum tolerable common mode transient to assure that the output will remain in a high logic state (i.e., VO > 2.0V).
8. CML is the maximum tolerable common mode transient to assure that the output will remain in the logic low state (i.e., VO < 2.0V).
9. It is essential that a bypass capacitor (0.1 to 0.1µF, ceramic) be connected from pin 10 to pin 15. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20mm.
10. This is a momentary withstand test, not an operating condition.